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FOREWORD 
This document describes work performed on Goddard 
Space Flight Center Contract NAS 5-5890, by Fairchild 
Hiller Corporation. Mr. Robert L. Weitzel, of the 
Spacecraft Projects Directorate provided guidance and 
monitored the program for Goddard. 
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1.0 INTRODUCTION 
Future space systems will require more electrical power. For reasons 
which are discussed at length in the literature, solar cells are not well 
suited to high power levels except in earth orbits and in the vicinity of the 
near planets. 
The Thermionic Diode is a thermal-to-electrical energy converter. It is 
compact, efficient, and adaptable for use with radioisotope fuels, solar 
energy collectors, or nuclear reactors. As a potentially vital source of 
space power, much experience is needed in operating spacecraft systems 
from thermionic diode power sources. 
A limiting factor in gaining such experience is the current lack of availability 
of high power thermionic converters. As an economical means of solving the 
problem of diode availability, and in response to a request for proposal by 
NASA/GSFC, Fairchild Hiller Corporation proposed to design, develop, and 
fabricate a dual channel analog system employing two power chains. One 
power chain is driven by thermionic diodes and delivers 35 watts to a dummy 
load. The second power chain is driven by conventional laboratory type dc 
power supplies but slaved to the thermionic diode chain so that the diode 
current-voltage characteristics can be reproduced at a one kilowatt power 
level. 
This report details the successful design and development of such a system 
under GSFC Contract NAS 5-5890. The system, as shown in Figure 1, is 
housed in two relay racks. The low power chain is powered by four 12.5 watt 
thermionic diodes (not shown) delivering a total of 50 watts at 2 volts. The 
high power chain operates from a 5-volt source and delivers 1000 watts at 
56 volts. Conditioner efficiencies exceed the specification requirements by 
a considerable margin. 
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Figure 1 Thermionic Diode Controlled Power System 
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The system described herein was developed primarily as a means of obtaining 
integrated system performance of high power ion thrust systems using thermi- 
onic diodes as energy converters. The techniques developed on this program 
are directly applicable to many other types of power simulation equipment. 
For example, only slight design modification would be required in order to 
fabricate a power system employing solar cells as the source of prime 
power. 
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2.0 SYSTEM DESCRIPTION AND ANALYSIS 
2.1 ORIGINAL SYSTEM CONCEPT 
The original system as proposed visualized the thermionic diode as a cur- 
rent source. Using this as a starting point, a two-loop feedback system was 
devised to reflect the load onto the diode and the diode characteristic onto 
the load. The conceptual system took the configuration shown in Figure 2. 
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Figure 2 Block Diagram, Original System Concept 
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_ . . ..- 
The Master Power Conditioner was a dc transformer with a step-up turns 
ratio a m’ 
of 30. The Slave Power Conditioner was similar, but with a turns 
ratio a of 12. s’ 
Figure 3 shows the various relationships. Subscripts m and 
s refer to master and slave. Subscripts 1 and 2 refer to primary and 
secondary of the power conditioners. 
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Figure 3 System Relationships 
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Using the relationship shown in Figure 3, it is noted that 
and 
V 
222-z 
vD = am 
vL 
a m 
I a1 a1 
ID = &. = ss2 = SL 
K1 K1 K1 
(1) 
(2) 
The current feedback loop constant, Kl, is a function of the power and trans- 
formation ratios. Specifically, since as = 12, Ps = 1000, am = 30, and 
pm 
= 35, 
K1 K1 =a p 
mm 
from the above equation 
V D= K1 -- 
ID amas 
%i 11.43 (3) 
VL = KIRL 
IL 
NN 0.0317RL 
a a 
ms 
(4) 
The above analysis ignores the presence of the Master and Slave Parasitic 
Loads. When the parasitic loads are disconnected, a resistance of approxi- 
mately 0.0317 RL is placed across the diode terminals. 
When the parasitic loads are considered, the picture changes. The parasitic 
loads are, in reality, shunt voltage regulators. When used in conjunction 
with the diode or slave power supply they make the supplies appear as 
voltage sources. 
The slave power supply in conjunction with the slave parasitic load appears 
as a five volt supply with an internal resistance of 0.00015 ohms, as deter- 
mined by test. The relationships of Figure 3 must be modified as shown in 
Figure 4. 
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Figure 4 System Relationships with Parasitic Loads 
In conjunction with the master parasitic load, the diode appears as a 2-volt 
source, with an internal resistance of 0.0004 ohms also determined by test. 
The system equivalent circuit is shown in Figure 5. 
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Figure 5 Equivalent System 
From Figure 5, it can be seen that the action of the slave parasitic load has 
reduced the effect of the current feedback loop. 
A second simplification in the pictorial representation of the system may be 
made by utilizing the transformer equations, V 2 
2 
= aV 1 and Z 2 =a Z 1’ 
Transforming the input sources, and adding resistance terms corresponding 
to the master and slave power conditioner series losses, a simpler equivalent 
8 
circuit is derived as shown in Figure 6. 
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Figure 6 Simplified Equivalent System 
From the simplified equivalent system, possible problems become obvious. 
First of all, the two 60-volt sources are unrelated, and probably will not 
track with temperature. Second, the conditioner dynamic impedances Rm and 
Rs must have a precise relationship and must track over the current and 
temperature range. The currents which flow from each system are determined 
by the differential between the source and load voltage and the Power Conditioner 
resistance. While the system could be made to work, it would be almost 
9 
entirely dependent on the parameters of the power conditioners and parasitic 
loads. The characteristics of the diodes and actual loads would have negli- 
gible effect on the system performance. This effect is caused by the addition 
of the parasitic loads, and the system needs modification to accommodate 
the effect. 
2.2 ALTERNATE APPROACH 
In order to make, a workable system, an approach was conceived which con- 
siders the thermionic diode as a voltage source. Using this as a starting 
point, a configuration was derived which is the analog of the original system. 
As shown in Figure 7, the configuration uses voltage feedback in the primary 
and current feedback in the secondary. 
---- 
r k!iiTAGE SOURCd ‘M2= 
I 
I 
’ vMl 
MASTER 
0.035 IS2 
1 THERMIONI C ‘D, 
1 I MASTER 
1 POWER - 
I 
DIODES IDv 1 
vM2 CURRENT - 
CONDI TI ONERH SENSOR PROGRAM- 
MABLE 
I I 
AM=30 ‘M2 LOAD 
I 
MASTER I 
A 
PARASI TI C - I CURRENT 
I 
LOAD I 
I 
L --m-B-- 4 
VOLTAGE 
SLAVE 
POWER 
SUPPLY 
SLAVE I I 
POWER v52 CURRENT IL ACTUAL - 
Vs,=2.5VM, CONDI TIONER I S2 SENSoR k LOADS 
AS=12 
, I ’ 
Figure 7 Analog of Original System 
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The system shown in Figure 7 can accurately reflect the actual load charac- 
teristics onto the diode source. If the master parasitic load is disconnected, 
the dynamic response of the system can be tested. The relationships are now 
vL vD =Ka 
2s 
ID = K3amIL 
from (5) and (6) 
V D = 1 vL 
I D K2K3amas I L 
(5) 
(6) 
= RL (7) 
K2K3amas 
1 
Comparison of Equations (4) and (7) indicates that KI should equal A 
Numerical substitution proves that this is true. 
K2K3 ' The system now has the 
same response the original system had before addition of the parasitic loads, 
that is, 
vD x 0.0317 RL (8) 
ID 
Although the system of Figure 7 will solve the load reflection problem, it 
creates a new problem in that the heat balance is destroyed. The slave para- 
sitic load is not needed and, in fact, cannot be safely connected if it has the 
form of a self-contained 5 -volt regulator. Although the above system is more 
efficient in certain instances, the desired operating mode is to have the input 
power constant. This can be accomplished by using the slave parasitic load to 
accomplish the voltage feedback, as shown in Figure 8. 
The combination of the Slave Power supply and resistor R. approximates the 
diode characteristic. It is not necessary that the combination closely approxi- 
mates the diode, but this is easily accomplished. The reason dynamic 
tracking is not necessary is that the action of the master parasitic load 
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Figure 8 Alternate System with Proper Heat Balance 
restricts the diode to one operating point. The slave power supply can then 
be adjusted manually to the equivalent operating point. For a dynamic test, 
the slave power supply can be manually adjusted for the period of the test. 
Even these extremes are unnecessary however, because only the heat balance 
is affected and the effect is minor. Figure 9 shows a typical approximation 
curve and a typical diode curve. 
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Figure 9 Resistive Approximation of Diode Characteristic 
The slave power supply voltage is adjusted so that the approximation crosses 
the actual curve at the desired operating point. R. is chosen to approximate 
the scaled diode characteristic. The reflection of the actual load onto the 
diodes is dependent on the absolute characteristics of the system components 
rather than the differential between system characteristics. This is desirable 
from an engineering standpoint. 
2. 3 IMPLEMENTATION OF THE ALTERNATE SYSTEM 
In addition to being more accurate than the original concept, the alternate 
system is easier to implement. The high-current sensors are eliminated. 
Proportional voltage control can be accomplished in the slave parasitic load 
as shown in Figure 10. 
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Figure 10 Slave Parasitic Load Controller 
Proportional current control on the outputs of the system is slightly more 
difficult to accomplish than proportional voltage control on the inputs. The 
most difficult part is sensing the slave system output current (IL). A method 
using a shunt is shown in Figure 11. 
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Figure 11 Proportional Current Control 
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Necessary conditions are that R2>>R4 and Rl>>R5, If these conditions are 
satisfied, the differential operational amplifier will control the system such 
that 
ImR4 = IsR5 (9 
R2 .R1 
Equation (9) is the equation that satisfies the current summing junction 
conditions (V csj = 0). 
‘m = R2R5 = K3 = 0.035 
IS R1R4 
(10) 
As an efficiency consideration, the voltage drop across R5 should be low. If 
this condition exists, the differential amplifier drift must be two orders of 
magnitude lower to assure accurate tracking. If a standard 50 millivolt 20 
amp shunt is used for R 5, the input voltage drift of the differential amplifier 
should be less than 0. 5 millivolt. This may be difficult to obtain without re- 
adjustment for long periods of time or wide temperature excursions. A 
larger value of shunt resistance would ease the requirements of the differen- 
tial amplifier. (A 20 amp shunt has a value of 0.0025 ohm. ) 
Another solution is possible which solves the drive problem and at the same 
time allows the negative output terminals of the Master and Slave chains to be 
connected directly together. 
Figure 12 shows an improved current feedback system. By connecting an in- 
verting, chopper-stabilized amplifier to the slave current sensor, the negative 
terminals of both power systems can be made common. The low drift of a 
chopper-stabilized amplifier assures adequate performance for extended 
periods and over wide temperature extremes. Operation is similar to the 
circuit of Figure 11. A voltage drop across Rs is amplified and inverted and 
presented to R4 as a large negative voltage. The A2-A3 combination is 
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Figure 12 Block Diagram - Current Feedback System 
representative of the actual circuit, which requires a booster amplifier 
(A3) to adequately drive Q1. A current flows out of the current summing 
junction through R4 proportional to the slave output current. This causes 
operational amplifier A2 to drive Ql harder until enough voltage is dropped 
across R E to force a current through Rl equal to the current in R4. There 
can be no net current at the negative input of A2 . 
Figure 13 shows how the current feedback system is implemented in practice. 
In order to justify the assumption that a chopper-stabilized amplifier is 
adequate for the application, the following analysis was performed. 
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2.4 ERROR ANALYSIS 
Consider the diagram of Figure 12 which depicts a closed loop control system 
of the type used in the Thermionic Diode Power Supply simulation system. 
The purpose of this system is to accurately control the current flow in the 
upper loop (Im) in such a fashion that it is at all times proportional to the 
current flow in the lower loop (Is). In addition, it is required to maintain 
this proportionality accurate to *l% or less in the face of temperature and 
long term induced error signals. This analysis indicates the quantity of Im 
which may be expected to flow as a result of the combined affects of these 
error signals. The diagram (Figure 12) indicates the most important error 
voltages and currents present in a system of this type. The e, terms are 
those attributed to voltage offsets caused by temperature variations and long 
term drifts. In a similar fashion, the it terms indicate those unbalanced off- 
set currents which flow into the terminals of the amplifiers (as a result of 
temperature variations or long term drift) chosen in this application (G. A. 
Philbrick Research types). Taking into consideration the input stage only 
(A1 and its associated components), the following equations referring to 
Figure 14 are presented. (GAPR Data Sheet on PP-65A). 
ea 
Figure 14 Operational Amplifier Configuration with Error Currents 
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e = (e -e b a - ilRo) (1 + __ 
R2) + i2R2 
R1 
(11) 
In this equation, eb - ea may be regarded as the error offset voltage (e,), 
which is essentially multiplied by the operational or closed-loop gain of the 
configuration. Referring again to Figure 12, it is seen that for our case, 
R. = 0 which forces ilRo to zero. Therefore, this equation becomes 
e = (e b -ea)(l-I-L) + i2R2 
R1 
or in the case of Figure 12 
e 01 = (eel) (1 + R2) + itlR2 
R3 
(12) 
(13) 
Now this vrltage error equation is applicable to both the first and second stage, 
however, as in any cascade control amplifier chain, the error in the first or 
input stage predominates in the end output variable. By analyzing the last 
stages as an entity, (ie, AZ’ A3, Q1 and their associated components), the 
following equation is stated with respect to Figure 15. (GAPR Application 
Brief No. D8, 8/15/63). 
eii Rl 
i =ei Rl -- 
R Ro 
-ei 
Figure 15 Constant Current Amplifier Configuration 
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-_ __... ----- . ._ -. ._. _... 
1(4 
(l+Rl) + i, Rl 
Ti I I Ro 
which for our case reduces to: 
I m(c) 
= Im + et2 (1 + R1) + iC2 
l-l I I 
R1 
RO 
d ” 
Notice that ie2 should be the difference in error current between the iin 
generated by eel offset error, and the inherent error current of A2 (A3 is 
a booster amplifier whose error is assimilated by including it within the 
closed loop). The reason this point is valid, is that only those iin currents 
which are flowing away from the summing point node will induce I errors m 
(14) 
(15) 
at zero input signal. Any iin currents flowing into the node will tend to “cut 
off” transistor Ql by virtue of the inversion performed by A2. However, it 
must be realized that when the system is at some steady-state value above 
zero I m, this “positive” iin current will be additive. It will be shown further 
in the analysis that the difference and sum of these currents is quite close to 
each other, (ie, the difference or sum of two numbers, one of which is larger 
than the other by an order of magnitude). So that we may now say that: 
. I 
l’2 
= i ’ in - If2 (a new value for i L2 in Equation (15) (16) 
Referring again to Figure 11: 
i in = e 01 - e ‘2 
R 
and substituting (13) into (17) and reducing, results in: 
i in = e e El - Cl R . R2 - %2 
R 
2 + l’l--- - 
R3R R R 
(17) 
(18) 
Now, substituting (18) into (15) (with ie2 replaced by ita’ of Equation (16). 
21 
I 
ml4 
= Im I- ec2 
I I 
Ro 
~(ltR+)+Iiin-i~~) 2 
0 
(19) 
which reduces to 
I 
44 
=Im+ ee2 
I I 
(1 + R1) + eel 
I 
- eelR2 + i R - e t12 l 2-lr2 . R 
I 
1 (20) 
R, R ?i- R3R R-ii- Ro 
which, when disregarding the first term, represents the total system error 
to be expected. It must be noted that the et and it terms to be considered 
will be of three different types; (1) static, (2) temperature drift, ‘and (3) long 
term drift. Reference to manufacturer’s data indicates that the static and 
temperature terms are by far the most influential, however, both these and 
long term errors will be calculated. 
Case I - A1 = P-65A, A2 = P-65A, A3 = p-66A 
Static Worst Case for +lO°C to + 60°C 
etl = 1.5 x 10-3v 
It1 = . 
4 x lO+A 
et2 = 1.5 x 10-3v 
lt2 = * 4 x lO+A 
Substituting the above values into Equation (20) and using the resistance values 
shown in Figure 13 results in the following error current, 
I m(t) static temperature = 28.98 ma 
which represents a percentage error of approximately 4.830 of I lie, 
‘m(FL) 
35w m(FL) = - = 583 ma). 60V It may be seen that this is an unacceptable solu- 
tion without proceeding to long term drift errors. An amplifier with lower 
offset errors is required. 
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Case II A1 = SP-65A, A2 = P-65A, A3 = P-66A 
Static Worst-Case for +lO°C to +60°C 
e’l 
= 20 x lo-% et2 = 1.5 ; 10-3v 
lt1 = 30 x 10 
-12A it2 = . 4 x lO+A 
Substituting the above values into Equation (20) and using the resistance values 
shown in Figure 13 results in the following error current: 
I m(t) static temperature = 1.68ma 
This represents a 0. 288% error of I 
m(FL) 
to continue: Per Day Worst-Case Drift (any temperature) 
et1 
= 1o+v 
l’l = 10 x 10-2A 
et2 = 50 x lo-% 
l’2 = 10 x 10 
-12A 
and substitution in Equation.( 2Q) as before reveals’the following error current: 
I m(t) per day = 0.045 ma 
which is approximately 0.00760/o error. Thus, the worst-case error combi- 
nation, results in an anticipated total system error over a temperature range 
of +lO°C to +60°C in a day’s operation of: 
I m(t) total = f0. 2956% 
which exceeds the requirements originally set forth. 
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3.0 ELECTRICAL DESIGN AND DESCRIPTION OF OPERATION 
3.1 MASTER POWER CHAIN 
The Master Parasitic Load, Master Power Conditioner, and Master Program- 
mable Load form the Master Power Chain, as shown in Figure 16, 
r m--------- -- MASTER POWER CHAIN 1 
c I I I I -I 
u ’ u 1 
I 
I 
A ’ I 
L 
I 
----VW--------- -1 
MASTER 
FEEDBACK 
AMPLI Fl ER 
I I 
Figure 16 Master Power Chain 
Figure 17 is the electrical schematic of the Master Power Chain. 
The Master Parasitic Load is a shunt voltage regulator, internally adjusted 
for 2.00 volts, and capable of accepting up to 50 amps of input current. It 
acts much like a temperature compensated, 2 volt, 100 watt zener diode. 
The Master Power Conditioner is a dc to dc converter with a transformation 
ratio of 30 to 1. It is nominally rated at 35 watts output power, but a 100% 
safety margin allows it to deliver 70 watts if required. 
The Master Programmable Load is designed to work with the Master Power 
Conditioner. Maximum power dissipation of about 60 watts occurs when Q8 
(see Figure 17) is saturated. 
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Referring again to Figure 17, input power is applied to terminals El and E2. 
Heavy lines indicate high current bus bars within the Master Power Chain 
package. The Master Parasitic Load sensing circuit is connected directly 
across the high current bus. Dual transistor Ql serves as a differential 
amplifier to sense the bus voltage and control the ‘high current transistors. 
The CRl/RS combination presents a lower dynamic resistance than static 
resistance. Static and dynamic resistances of complementary resistor R2 
are equal. For this reason, an increased bus voltage (increased current 
through R.2 and CR.1 /R9) causes less voltage change across the CR1 /R9 
combination, simultaneously causing increased conductance in the left side 
of Ql. 
Transistors Q2, Q3, Q4, and Q5 follow suit increasing their conductance to 
hold the bus voltage change to a minimum. R.6 sets the voltage to a nominal 
2 volts. The amplifier and temperature compensation sensistor R.3 hold the 
voltage change with temperature and current to 51% respectively. 
Transistors Q4 and Q5 are germanium, but operation in the common collec- 
tor configuration assures stability and freedom from thermal runaway. 
Capacitor Cl provides a. c. stabilization. 
Various test points are brought out to front panel jacks to facilitate trouble 
shooting in the event of a malfunction. Test points 21 and 23 are the Master 
Power Chain input and output grounds, respectively. Adjustment of R6 is 
preset. R6 is sealed in the Master Power Chain container and cannot be re- 
adjusted. Testing of the Master Chain at input voltages other than 2 volts can 
be accomplished by shorting test point 19 to test point 21. This reduces the 
effective resistance of R2 to 83 ohms and prevents conduction of the Parasitic 
Load. There is no lower limit on the input voltage. Caution should be used 
when exceeding 2 volts because of the 80 volt breakdown rating of Q8. Collec- 
tor voltage of Q8 appears on test point 22 referenced to test point 23. 
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The Master Power Conditioner is designed to be simple, reliable, and 
efficient. Minneapolis-Honeywell MHT 2211 transistors are used as QS and 
Q7 in the switching stage. These transistors are specially designed for this 
low-voltage high-current application. Their specifications appear as Appen- 
dix I to this report. 
The primary windings of T 1, Nl, and Nl , consist of three parallel five-turn 
windings using number 10 A W G square cross-section copper wire. Square 
wire is used because it offers the best space factor for the wound core. Num- 
ber 10 is the largest practical wire which can be wound on a core. Three 
windings in parallel reduce the winding resistance losses. 
N2 and N2’ are feedback windings. They provide base drive for switching 
transistors QS and Q7. R16 limits the base drive current. R17 provides 
current for starting. 
Diodes CR2 and CR3 rectify the square wave voltage on output windings N3 
and N3’ . The diodes are type lN3891, chosen for their high conductance and 
low recovery time. Capacitors C2, C3, and C4 are hermetically sealed 
tantalum electrolytics, used to smooth the output voltage. 
The rectified output voltage leaves the package on connector 58 pin C, passes 
through ammeter M5, and returns on 58 pin D, to the Master Programmable 
Load. Q8 is the programmable load transistor, rated at 80 volts and 5 amps, 
but not simultaneously. R18, R19, and Q8 dissipate most of the Master 
Chain output power. R20 is primarily a current sensing resistor, providing 
a current feedback signal to the analog instrumentation on J8 pin F. 
Thermistors are provided at strategic locations inside the package to monitor 
critical temperatures and to allow evaluation of the thermal control system. 
Sl is a thermal interlock to protect the system in the event of overheating. 
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‘3.2 MASTER CONTROL AMPLIFIER AND SLAVE PARASITIC LOAD 
The Master Control Amplifier is located inside the Slave Power Conditioner 
container so that it can sense the bus voltage directly. It appears on the 
Slave Power Conditioner schematic diagram (Figure 20) labeled “Slave 
Parasitic Load Comparator and Driver” and is reproduced below as Figure 18. 
Ql 
MHT63 14 OUTPUT TO SLAVE 
+c 
PARASI TI C LOADS 
2V R 
.a*-- 
EF FROM 
MASTER CHAIN 
0 TO +5V BUS 
OTO GRD BUS 
Figure 18 Master Control Amplifier 
A typical Slave Parasitic Load unit is shown schematically in Figure 19. 
There are four identical Slave Parasitic Load boxes. Splitting of the Slave 
Parasitic Load unit into four boxes was dictated by thermal considerations. 
In a flight-type space application the design would be modified to greatly 
improve the radiating surface-to-volume ratio. 
As is the case in the Master Power Chain, the voltage sensing amplifier is 
tied directly across the high current bus. The reference voltage for the 
Master Control Amplifier comes from the Master Power Chain. This 
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voltage is 2 volts under normal conditions or is set by the operator in the 
event he has chosen to short test point 19 to test point 21. Resistors R3 and 
R4 divide the bus voltage so that 2/5 of it is applied to the base of Q2. 
Feedback action will then maintain the bus voltage at 2. 5 times the reference 
voltage. If the bus voltage increases, Q2 conducts more. This, in turn, 
increases the current through Q3, providing more drive for the Slave Para- 
sitic Load units. Connector 57, pins C, D, E, and F, tie to pin A on J5A, 
J5B, J5C, and J5D, respectively. 
The high-current bus bars labeled E 1 and E2 in the Slave Power Conditioner 
unit are common to the high current bus bars labeled El and E2 in the Slave 
Parasitic Load unit. When the conduction through Q3 is increased, Ql in each 
of the Slave Parasitic Load units is turned on harder, providing more base 
drive for transistors Q2 through Q7. 
Q2 through Q7 are high power 30 amp transistors. They are supplied in sets 
of six, and are matched for transconductance. The resistor /transistor 
combinations such as R4/Q2 are designed so that the power ratings of the 
six transistors Q2 through Q7 are not exceeded. Current through each of 
these high power transistors is limited to about 20 amps. Each Slave Para- 
sitic Load unit is therefore limited to 120 amps. Total capacity of the four 
units is 600 amps. This matches the output capabilities of the Slave Power 
supplies. 
Correlation between the Slave Parasitic Load unit test points and the respec- 
tive front panel test jacks are given in the table at the top of Figure 19. 
One-quarter of the Switched Resistive Load is located within each Slave Para- 
sitic Load unit box. This is to preserve a proper heat balance. When the 
Slave Power Conditioner is lightly loaded, most of the input power is dissi- 
pated in the Slave Parasitic Load. As the switched resistive load power is 
increased, a correspondingly smaller amount is dissipated in the Slave 
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Parasitic Load. By placing the resistive load elements in the parasitic load 
box, approximately the same amount of power is dissipated regardless of 
load setting. As in the-Master Power Chain, thermistors are located at 
strategic points within the box to monitor critical temperatures. The fail- 
safe thermal circuit breaker, Sl, is set for a higher temperature in the 
Slave Parasitic Load boxes than in the Master Power Chain. These boxes 
are desig’ned to work at a higher temperature to dissipate the larger amount 
of power. Maximum’power dissipation of any individual box is approximately 
600 watts. 
3.3 SLAVE POWER CONDITIONER AND CHARGE CURRENT REGULATOR 
Figure 20 is the schematic diagram of the Slave Power Conditioner unit. The 
charge current regulator and its associated supplies are housed within the 
Slave Power Conditioner box, as is’the Slave Parasitic Load comparator and 
driver, formally called the Master Control Amplifier. 
The original system concept provided for the Slave Power Chain to be a 
scaled-up version of the Master Power Chain. This dictated the basic design 
of the Slave Power Conditioner. The only difference between the Slave Power 
Conditioner and the Master Power Conditioner is in the interconnection of the 
base drive limiting and starting resistors. The Master unit has the base 
drive and starting resistors in a biasing arrangement to allow them to do 
double duty. This configuration is not practical in the slave unit due to the 
large number of parallel transistors. Separate base drive limiting resistors 
are provided to assure that each transistor will carry its fair share of the 
load. 
Switching transistors Q4 through Q8 conduct simultaneously. Transistor 
bank Q9 through Q13 conducts alternately with transistor bank Q4 through Q8. 
Typically, for Q4, R6 is the starting resistor and R7 is the base drive limiting 
resistor. The feedback winding provides 2 volts of base drive. R7 limits the 
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base current to 1 amp. As in the Master Power Conditioner, number 10 AWG 
square cross-section copper wire was used because it has the best space 
factor and is the largest practical wire than can be wound on the core. Each 
transistor uses two parallel windings. Three would be preferable, but are 
impractical because of space limitation of the core window. There is a 
reasonably good balance between copper loss, transistor saturation drop and 
swit thing 10s s, indicating a near optimum choice of switching frequency. 
The 73 turns of number 10 AWG round copper wire in the secondary was 
chosen to give the supply its output capacity of 60 volts nominal at 17 amps. 
The actual output voltage is somewhat higher, dictated by the high peak volt- 
age necessary to charge the battery bank. Diodes CR1 and CR2, types lN3911, 
were chosen for their high conductance and low recovery time. Zener diode 
CR3 provides over-voltage protection for Cl and C2 when the secondary is 
not loaded. 
The battery charge regulator, located within the Slave Power Conditioner unit, 
has little direct effect on the operation of the Slave Power Conditioner. The 
+15 volt regulator and -15 volt regulator are mounted on printed circuit 
boards attached to the sides of the Slave Power Conditioner container. The 
two 20-volt, 20-turn windings are shunt regulated to provide regulated f15 
volts to the operational amplifier Al, a Fairchild modular operational 
amplifier, type F635 -2. It is used to sense the battery charge current and 
compare it to the setting of the current-adjust potentiometer located on the 
front panel of the battery bank. Resistor R26 is the current sensing element 
and its voltage drop is applied directly to the inverting input of the operational 
amplifier. The wiper of the current-adjust potentiometer provides a reference 
voltage for the non-inverting input of the operational amplifier. If the current 
should increase above the set value, an increased voltage drop across R26 
would drive the output of the amplifier (pin 4) negative. This would turn off 
Q15, in turn decreasing the conductance of Q14. CR11 prevents the battery 
from discharging through the switched resistive load and through the 
charge regulator in the reverse direction. 
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As was done in other boxes, thermistors are provided to monitor critical 
temperatures. In the Slave Power Conditioner unit, three resistors, R27, 
R28, and R29 are provided as an auxiliary heat source to prevent overcooling 
in a cold thermal vacuum test at light load. When operating in this condition, 
28 volts dc should be applied to the series string. 
3.4 ANALOG INSTRUMENTATION 
The analog instrumentation controls the current in the Master Programmable 
Load. It is shown on the block diagram as the Master Feedback Amplifier, and 
is shown schematically in Figure 21. The electronic circuitry consists o$ 
commercial operational amplifiers and their associated feedback and scaling 
resistors. The amplifiers are housed in plug-in modules for easy accessi- 
bility and maintenance. Space is provided for four plug-in modules. Only 
two are presently used allowing space for future extension of system capability. 
The G. A. Philbrick Research QPR-300 power supply occupies one module. 
The analog instrumentation is housed within the other module. 
Operation of the analog instrumentation in the closed-loop mode is shown in 
Figure 22. 
The G. A. Philbrick Research SP-65A is a chopper--stabilized dc amplifier which 
senses the Slave output current. It amplifies and inverts the voltage drop 
across RlOl. Voltage gain is adjustable from 0 to 100 with potentiometer Rl. 
This adjustment is used to set the scaling factor between the Master and 
Slave output currents. Nominally, the scale factor is 0.035, which requires 
an amplifier gain of 70. 
As an example, consider a Slave output current of 10 amps and the nominal 
scaling factor of 0.035 or 350 milliamps of Master output current. Referring 
to Figure 22, the 10 amps of Slave output current would produce a voltage 
drop of +25 millivolts across RlOl. A voltage gain the the SP-65A of -70 
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Figure 22 Analog Instrumentation Closed-Loop Mode 
produces an output voltage of -1. 75 volts. Pin 3 of the P65A is virtual ground, 
so a current of -1. 75/5000 or -0. 35 milliamps will flow through the 5K resistor. 
The same current must flow through the 8K resistor to satisfy Kirchoff’s 
Current Law. Voltage drops across the 8K and 8 ohm resistors are equal, 
therefore a current of 0. 35 milliamps in the 8K resistor is equivalent to 350 
milliamps of Master output current and the scale relationship is satisfied. 
Operation in the “Internal Calibrate” mode is shown in Figure 23. Variation 
in the “CURRENT ADJUST” potentiometer between its two extremes produces 
a current from zero to one milliamp through the 15,000 ohm resistor. As in 
closed loop operation, this current is scaled up by a factor of 1000 to become 
zero to one amp of Master output current. 
In the computer programmed mode, shown in Figure 24, a bias current of 
0. 5 milliamps is applied to the P65A input causing a no-input or standby 
Master output current of 0. 5 amps. Computer output voltage swing from +lO 
volts to -10 volts varies the Master output current from zero to one amp 
respectively. These values represent the nominal output of a Scientific Data 
Systems digital to analog converter. Modification to work with other computers 
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can easily be accomplished, since the analog instrumentation is in plug-in 
modular form and is readily accessible. 
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Figure 24 Analog Instrumentation - Computer Programmed Mode 
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3.5 SWITCHED RESISTIVE LOAD AND BATTERY BANK 
The battery bank is designed to draw 3 amps or about 200 watts from the 
Slave Power Conditioner. Since the Slave system is capable of delivering up 
to 1000 watts, a switched resistive load representing system growth potential, 
and capable of dissipating an additional 800 watts, is incorporated. The 
Switched Resistive Load consists of eight 35-ohm, loo-watt resistors and a 
power tap switch and is shown schematically in Figure 25. The power tap 
switch is wired to place the 35 ohm resistors sequentially in parallel across 
the Slave output terminals. A 35 ohm resistor with the rated output voltage of 
60 volts applied will dissipate 103 watts. Two of the Switched Resistive Load 
resistors are located within each Slave Parasitic Load unit. This was done to 
provide heat balance in each parasitic load box. The power tap switch is a 
four-deck switch wired to produce minimum transients during switching. 
Make-before-break contacts prevent arcing and assure long life. 
The battery bank consists .of forty-seven 12 amp-hour rechargeable nickel 
cadmium cells, charge-control modules for each cell and an indicator light 
system to visually indicate when a cell is fully charged. A Fairchild Hiller 
Model 6401-6A Constant Current Cell Charger is included with the battery 
bank but is not normally used. The system normally depends on a similar 
constant current charger located with the Slave Power Conditioner container. 
The Model 6401-6A Constant-Current Charger can be used in situations where 
it is desirable to use the battery bank as an entity. Specifications of the 
6401-6A are included as Appendix II of this report. 
The schematic diagram of the Three-Terminal Battery Bank is shown in 
Figure 26. The current-bypass control modules are shown schematically 
in Figure 27. Referring to the battery bank schematic, the charging current 
comes in through terminal board TBl and the 3 amp circuit breaker to the 5 
amp shunt, RSl. The charging current then passes through each of the cells 
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and returns on the negative terminal of TBl. Five thermal circuit breakers 
labeled S3 through S7 are connected in series with the battery to prevent 
damage in the event of overheating. The thermal circuit breakers are set 
to open at 45OC. 
A typical cell/control module combination is cell BT47 and control module 
A24B. Operation can be seen more clearly by referring to the schematic 
diagram of the Current Bypass Control Module, Figure 27. The 3 amp 
charge current passes down through the cells until they become fully charged 
and oxygen begins to evolve. The presence of oxygen causes a voltage pro- 
portional to oxygen pressure to appear on the control electrode of the cell. 
The control electrode is connected to the cell case. It is tied to pin 5 of the 
“A” section of a control module or pin 7 of the “B” section of a control 
module. 
Operation of the “A” section of a module is as follows: When the control 
voltage reaches the set point, usually about 850 mv, the voltage is sufficient 
to cause Q2 to conduct. Conduction of Q2 provides base drive for Ql, causing 
it to conduct. Gain of the circuit is determined by the setting of a potentio- 
meter R3. Gain is increased by moving the wiper toward the collector of Q2, 
which is counterclockwise rotation of the adjustment screw. Full counter - 
clockwise rotation of R3 provides maximum sensitivity of the module to 
control voltage. 
The collector current of Ql provides base drive for the bypass transistor 
2N3235. A reed relay in series with the bypass transistor is set to close at 
2.7 amps of bypass current. The closing of the reed relay lights the appro- 
priate indicator lamp. Setting of the reed relay to come on at 2. 7 amps of 
bypass current assumes that 300 milliamps of charge current is sufficient 
to keep a cell fully charged. The charge current can be measured by 
observing the voltage between Test Point 1, pin 11 and Test Point 3, pin 12. 
The bypass current flows through the parallel combination of Rl and R2. 
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The parallel re.sistance is 0.05 ohms, so the correspondence between voltage 
and bypass current is 50 millivolts per amp. 
Automatic testing equipment has been designed to sequentially scan 156 data 
points within the battery bank. The 156 point scanngr is divided into three 
scans of 52 data points each. The first scan measures the terminal voltage 
of each cell. The second scan measures the control voltage of each cell. The 
third scan measures the voltage drop across the parallel combination of Rl 
and R2 which yields bypass current of each cell in the ratio of 50 millivolts 
per amp previously mentioned. 
The indicator lights are powered by a separate regulated power supply 
which operates from the 115 volt 60 Hz line. A press-to-test switch assures 
the operator that all indicator lamps are functioning. Battery discharge 
current passes through the 20 amp circuit breaker into the positive load 
terminal on TBl. This bypasses the charging current ammeter shunt. 
Battery current is the difference between charge current and load current. 
The lo-turn current-adjust potentiometer is used to adjust the current regu- 
lator in the constant current cell charger located within the Slave Power 
Conditioner box. 
3. 6 CONTROL AND FAIL -SAFE CIRCUITS 
The control and fail-safe circuits are shown schematically in Figure 28. The 
system power is 208 volt, 3 phase, 30 amp, 60 Hz. Power input connection 
to the system is made by P19, a four prong 30 amp Hubbel connector located 
on the top of rack number 2. No power is applied until the rack power circuit 
breaker CBl is closed. Closing CBl energizes the power strip in the back of 
rack number 2. The analog instrumentation and the battery bank indicator 
lights are powered from this strip. This allows the analog instrumentation to 
be powered continuously to avoid warmup drifts. 
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Closing switch S3 energizes the two rack blowers and the fail-safe and control 
circuitry. When S3 is closed the red blower light will come on momentarily 
until the blowers reach their operating speed. The red “OFF” push button 
will also light. In normal operation the green “ON” push button will light 
and latch in when depressed. The three phase relay, Kl, will be automatically 
. . 
energized, applying power to the two Slave Power Supplies. 
The system can be turned on only when the series’fail-safe circuit is complete. 
Failure of the system to turn on can be the result of discontinuities in the fail- 
safe circuit caused by any one of the following: 
0 blowers not up to speed 
0 dirty air filters 
0 improper or lack of mating of system plugs 
0 open rack doors 
0 absence of Thermionic Diode or equivalent power input 
The entire system can be made fail-safe by adjusting the upper and lower set 
points of the me’ter relay limit switch on the Thermionic Diode test panel 
near the desired operating point. Any significant change will then disconnect 
both Thermionic Diode racks from the ac line, simultaneously opening a relay 
in the fail-safe line and turning off the Slave Power Supplies. 
3.7 TEST POINTS 
There are 63 system test points. They are located on a 7 x 7 matrix on the 
input meter panel and a 2 x 7 matrix on the output meter panel. The test 
points are logically grouped and color coded. 
Test points 1 through 7 are for Slave Parasitic Load A. White test points are 
electrical test points within the box and are referenced to the Slave input 
ground, test point 41. The three yellow test points, 4, 5, and 6 are tempera- 
ture monitoring test points and are resistances measured with respect to 
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temperature common, test point 7. The resistance between test point 4 and. 
test point 7 is thermistor 1. The resistance between test point 5 and test 
point 7 is thermistor 2 and the resistance between test point 6 and test point 
7 is thermistor ,3. Test points 8 through 14 are arranged in a similar 
manner and are associated with Slave Parasitic Load B. The white test 
points 8 through 10 are again referenced to input ground, test point 41. Test 
point 14 is the common for the three yellow temperature test points. The 
same system is repeated on the output meter panel for test points 50 through 
63. Test point 56 is the temperature common for temperature test points 53, 
54, and 55 and test point 63 is the common for temperature test points 60, 61 
and 62. The ground reference for white internal test points 50 through 52 
and 57 through 59 is again TP41. 
Test points 15 through 28 are for the Master Power Chain. Test points 15 
through 20 are input test points and are referenced to TP21. Test point 22 
is an output test point and is referenced to TP23. TP24 through 27 are for 
thermistors 1 through 4 respectively and are referenced to thermistor com- 
mon TP28. 
Test points 29 through 49 are for the Slave Power Conditioner. Test points 
29 through 34 are output test points and are referenced to TP42. Test points 
35 through 40 are input test points and are referenced to TP41. Test points 
43 through 48 are thermistors 1 through 6 respectively and TP49 is thermis- 
tor common. 
3. 8 THERMIONIC DIODE INTERFACE 
The only connections necessary between the two Thermionic Diode racks and 
the two Thermionic Diode Controlled Power System racks are the diode 
power output and the fail-safe. The fail-safe requires two connections to the 
terminal block on the right rear corner of the Thermionic Diode test chassis. 
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4.0 MECHANICAL DESIGN AND PACKAGING 
4.1’ OVERALL SYSTEM 
Mechanical design and packaging tasks were mainly concerned with the 
foliowing items: 
0 design of sealed containers to package the electronics. which 
must operate in a vacuum chamber 
0 design of conductors and connections capable of high current 
distribution with low loss 
0 layout and packaging of relay racks and peripheral equipment 
which need not operate in a vacuum chamber 
The “vacuum chamber” electronics is subdivided into separate black boxes in 
order to maintain good thermal equilibrium in both vacuum and room environ- 
ment and to provide ease of handling. Figure 29 is representative of this 
subdivision. 
Thermal equilibrium is achieved within each box by immersing all components 
in an ebullient coolant. Effective and predictable use of ebullient coolants 
requires that only coolant liquid and vapor be present. The fluid selected, 
Minnesota Mining and Manufacturing Company FC-75, has a vapor pressure 
on the order of 30 mmHg at 25OC. A sealed box containing only FC-75 at 
25OC will show a vacuum. When the box is dissipating heat, however, its 
internal pressure will rise. In the case of the Slave Parasitic Load it will 
rise to 760 mmHg absolute. Pressure differentials while the box is in a 
vacuum environment are as high as 760 mmHg. Operation, both in the 
laboratory and in the vacuum chamber, requires reliable long term positive 
seals against a plus or minus one atmosphere pressure differential. 
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Figure 29 Component Location in Boxes 
The six “vacuum” boxes share the same basic design. The top and bottom 
halves of the boxes are similar, each being machined from a solid block of 
aluminum with the mating surface flat to f. 0005 inches. Hermetic sealing 
between mating halves is achieved through the application of grade AV red 
loctite on the mating surface immediately prior to assembly. When cured, 
the loctite gasket will not be affected by the temperature extremes or the 
cyclic positive-negative pressure profile which the system must withstand. 
Low-current lead penetrations are made through hermetically sealed glass- 
to-metal connectors. High-current lead penetrations require Fairchild 
Hiller designed bus bar feed-throughs. 
Figure 30 is a pictorial representation of bus bar feed-through fabrication. 
Advantages of this feed-through technique include mechanical strength, the 
lack of a discontinuity in the current path, and relative ease of disassembly. 
?i$$!?.w - 
0 .***-- 0 
COPPER COPPER SILVER I 
BUS BAR BLOCKS SOLDER 
TURNEDROUND 
AND THREADED 
(A> (B> ((2 
Figure 30 Bus Bar Modification 
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The Martin hard coat is the electrical insulation used between bus bar and 
case. Triple redundancy is provided by the threaded aluminum bushing also 
protected by Martin hard coat (see Figure 31). Hermetic sealing of the bus 
bar penetrations is achieved through application of grade HV brown loctite 
on all mating threads. 
IHEXFLATS 
.Figure 31 Bus Bar/Bushing Assembly 
Figure 32 is a view of a typical hermetically sealed box. Exterior walls of 
the box are thick enough to provide for tapped mounting holes and structural 
rigidity adequate to support heavy components, and to withstand high 
and external pressure. 
internal 
Figure 32 Typical Hermetically Sealed Box 
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To make good electrical contact to the power transistors and also to carry 
heat away, a thermal clamp was devised. The clamp was made to fit the 
case of MHT 2211 transistors, which are the type used for switching in both 
power conditioners. The clamp is shown in Figure 33. 
MATING SURFACE 
Figure 33 Thermal Mounting Clamp for MHT 2211 
A MHT 2211 was squeezed between the two main halves of the clamp. Since the 
collector was common to the case, the clamp was used to make electrical 
contact to the collector. In the case of the switching transistors, the trans- 
former windings needed to be connected to the case. This was done by cutting 
wedge-shaped slots in the top of the clamp block. The square wires from the 
transformer were then pressed down into the slots and held in place by the 
top bar. The two mounting studs and additional screws were used to hold the 
bar in place. 
The high surface contact area made the joint extremely low in electrical 
resistance. When the collector was to be connected to a bus bar, as in the 
Master Parasitic Load, the thermal clamp was bolted directly to the bus bar. 
In other cases, an insulator was used under the clamp. 
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4.2 FtACK LAYOUT 
Figure 34 shows the positions of the system components in the racks. 
The Slave Parasitic Load is equally distributed among four boxes to limit the 
power dissipation of each box to 600 watts.. This was necessary in order to 
radiate the thermal energy without excessive temperature. 
The input meter panel contains the master and slave input voltage and current 
meters and test points 1 through 49. The test points are for troubleshooting 
the various boxes mounted in rack 1. The test points on the output meter 
panel are for boxes in rack 2. 
The Slave Power Conditioner is in a separate box. Also contained in the 
Slave Power Conditioner box is the Master Control Amplifier and the battery 
charge-current regulator. 
The master power chain is contained in one box. This includes the Master 
Parasitic Load, the Master Power Conditioner, and the Master Program- 
mable Load. 
Blowers are mounted in each rack above the slave power supplies. They are 
of the dual centrifugal fan type, and are conservatively rated for long life. 
The slave power supplies are rated at 300 amperes at 8 volts, and are con- 
nected in parallel. Their output current passes through a grid-type resistor 
located in the top of each rack. This resistor dissipates about 1000 watts in 
normal operation and is cooled by the rack airflow. 
The output meter panel contains the master and slave output current and 
voltage meters, test points 50 through 63, and the switched resistive load 
control. The test points are for slave parasitic loads C and D and are color 
coded as explained in Section 3. 7. 
The high-current slave input interconnection is made with l-l /4 inch by l/4 
inch silver-plated copper bus bars. All other connections and test points are 
through glass to metal hermetically sealed connectors. 
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Figure 34 Rack Layout 
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4.3 MASTER.POWER CHAIN 
The entire Master Power Chain is housed in one hermetically sealed unit. 
The transformer was potted with Emerson and Cummins Stycast 1090. The 
purpose of the potting material was to provide mechanical support for the 
windings during vibration, and to ease the problem of securing the core. The 
cylindrical potted core ‘was fitted into a circular recess milled in the bottom 
of the Master Chain container. The core was then secured by a cover plate 
and redundantly secured by a protrusion from the Master Power Chain cover. 
Stycast 1090, a filled epoxy resin, was chosen for its light weight. 
Two switching transistors and two parasitic load power transistors were 
mounted in thermal clamps on opposite sides of the core. The remaining 
sides of the case were provided with shelves to support the power resistors 
and programmable load power transistor. A printed circuit board containing 
the parasitic load sensor and regulator circuitry was mounted over one of 
these shelves. 
4.4 SLAVE POWER CONDITIONER 
Figure 35 shows the Slave Power Conditioner breadboard. Figure 36 shows 
the final configuration. The two are very similar, due to the physical 
constraints imposed and the successful performance of the breadboard model. 
The core was wound in ten 36’ segments. The ten switching transistors were 
spaced around the core to keep lead length short. Two circular copper bus 
bars were placed near the core for the same reason. The upper bus bar is 
the ground terminal. The lower bus bar is the positive five volt connection. 
At one point, the finish of one winding and the start of the next are connected 
to transistors. On the opposite side of the core, both the start and finish 
are grounded. This was accomplished physically by crowding two transistors 
into one 36O segment at one point. This left a gap on the opposite side of the 
core. This space was used for a diode heat sink for the output rectifier diodes. 
54 
Figure 35 Slave Power Conditioner Breadboard 
Figure 36 Final Slave Power Conditioner Configuration 
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Electrical contact to the number 10 AWG square wire on the transformer 
primary was made to the transistors as described in Section 4. 3. The 
grounded wires were clamped to the underside of the top bus bar with stain- 
less steel bars. The size of the clamp bar provided contact area seven 
times greater than the cross-section of the wire. 
Starting and drive-limiting resistors are mounted on the top bus bar for 
accessibility and convenience. 
When viewing the finished Slave Power Conditioner box from the connector 
side, the two filter capacitors are located in hermetically-sealed cans on the 
near and far left corners. Between them is a printed circuit board containing 
most of the circuitry for the battery charge regulator. The f15 volt regu- 
lator printed circuit cards are mounted in the far right corner. In the near 
right corner is the Master Control Amplifier, which supplies drive for the 
Slave Parasitic Load. 
Hermetic sealing of the bus bar entrances is accomplished as described in 
Section 4. 3. Two hermetically-sealed connectors are used on the 
Slave Power Conditioner box. The small connector at the upper right carries 
the output current of the power conditioner. The large connector carries test 
points and control signals. 
4.5 SLAVE PARASITIC LOAD AND SWITCHED RESISTIVE LOAD 
Thermal considerations dictate that the Slave Parasitic Load be equally 
divided among four hermetically-sealed boxes. The Slave Parasitic Load 
must dissipate about 2400 watts total in the worst case. Dividing the system 
into four 600 watt boxes eases the problem in the vacuum chamber, where all 
power dissipated must be radiated. The size, and consequent weight, of the 
parasitic load could be drastically reduced in a flight version by adding radia- 
tor extensions to a smaller box or boxes. 
The internal arrangement of the Slave Parasitic Load box is shown in Figure 37. 
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Figure 37 Internal Arrangement of Slave Parasitic Load Box 
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4.6 BATTERY BANK 
Figure 38 shows the Battery Bank. It is designed to mount in 
rack and requires 8-3/4 inches of panel space. Forty-seven 
nickel cadmium cells occupy the lower portion of the chassis. 
i 
arranged in four rows of ten and one row of seven. The cells 
a Is-inch relay 
three -terminal 
They are 
are compressed 
$ 
/ 
“sandwich style” to prevent bulging of the cases from the inherent internal 
pressure buildup. 
Each cell has automatic charge control. This is accomplished by means of 
an electronic welded module to sense charge state and a power transistor to 
bypass the charging current. Two charge state sensors are located in each 
welded module. The modules, clearly visible in Figure 38, are mounted on 
printed circuit boards. An aluminum angle bracket attached to the printed 
circuit board functions as a mount and heat sink for the power transistors 
which bypass the cell charging current. Reed relays, mounted on the printed 
circuit board near each power transistor, are sensitive to the current flowing 
through the bypass transistor and are used to energize the state-of-charge 
indicator lamps on the front panel. 
The entire module-transistor-reed relay assembly is rigid and hinged on each 
end. It is secured by two l/4 turn fasteners and can be lifted after undoing 
the two fasteners. Figure 39 shows an assembly lifted. The tops of ten cells 
are clearly visible. Adjustment screws on each charge control module set the 
level at which charge current is bypassed. 
The empty space in the rear of the battery bank (visible in Figure 38) accepts 
a Fairchild Hiller Corporation Model 6401-6A Charge Current Regulator. 
Addition of this item allows the battery bank to function independent of the 
rest of the system. 
4.7 ANALOG INSTRUMENTATION 
A Philbrick Research modular enclosure houses the analog instrumentation. 
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Figure 38 Th ree-Terminal Battery Bank 
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There are four modules in the enclosure. Only two modules are presently 
used. One is a standard power supply, Model QPR-300. The other is the 
analog instrumentation circuitry. Figure 40 shows a plan view of the analog 
instrumentation module. 
ADJUSTMENT 
POTENTIOMETERS 
I 
RESI STOR BOARD SP65A J14 
I \ 
-r \ \ \ 
SELECTOR SWITCH CURRENT ADJUST P65A P66A J 13 (NOT USED) 
Figure 40 Analog Instrumentation Module (Top View) 
The calibration adjust potentiometers are stacked along the left side of the 
module. They are accessible through the front panel. The current-adjust 
potentiometer and function selector switch are mounted on the front panel. 
Fixed resistors used for scaling factors, etc, are mounted on a plug-in 
section of vector board. There is space for three additional resistors. Three 
electronic plug-in modules are also contained in the module. Power, input, 
and output signals all use connector 514 on the rear of the module. 
62 
I 
I i, 
I’, 5.0 THERh’IAL CONTROL 
i 
The thermal design for the Thermionic Diode Power Supply System required 
that the following tasks be accomplished: 
0 Selection of an ebullient coolant based on proven reliability, 
cost, and an ,experimental determination of heat transfer 
characteristics, chemical inertness, and electrical 
compatibility 
0 Design of sealed containers to package the electronics 
which are submerged in the coolant. The configuration and 
size of the container is such that it allows sufficient con- 
densing area (and radiating area in the case of vacuum 
chamber operation) to maintain reasonable temperatures 
of the components for all operating conditions 
a An evaluation of the effects of the components radiation inter- 
change and the variation of temperature along the mounting 
plate 
5. 1 COOLANT SELECTION AND TESTING 
5.1.1 Coolant Selection - The design of the system required tight packaging 
of the electronic equipment and high heat dissipation per unit volume. 
Chemically inert fluids possessing good electrical properties have proven to 
be excellent dielectric coolants in similar situations. Experience and an 
extensive literature survey have shown that utilization of their high heat 
transfer capabilities results in low component operating temperatures and 
reduction in system size and weight. 
A program was initiated to obtain and test a number of commercially available 
coolants. These materials are manufactured by several chemical companies 
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among which are Minnesota Mining and DuPont. The fluids are referred to 
as “inert fluorochemical liquids” and they included: 
a) 3M FC 43 Normal boiling point 
b) 3M FC-75 II II II 
d 3M FC-77 II II II 
d) 3M FC-78 II 11 II 
e) DuPont Freon E-3 II II 11 
f) DuPont Fluoro- 
compound II II II II 
d DuPont Fluoro- 
compound IV II II II 
5.1.2 Description of Boiling Heat Transfer Experiment 
337’F 
21OoF 
194OF 
112OF 
306’F 
214’F 
400’F 
The purpose of the 
tests was to obtain the burnout heat flux and critical temperature difference of 
the inert fluids, and to examine the effects of the coolant on the submerged 
electronics. The burnout test apparatus consisted of a kettle containing an 
immersed tungsten wire and the fluid which was tested at its normal boiling 
point. The voltage across the wire was measured at the junctions it made 
with copper bus bars. The resistance of the wire, obtained from voltage and 
current measurements, indicated the wire temperature up to 3700’K. By 
increasing the power in steps, a curve of heat flux versus the temperature 
difference between the wire and the fluid was obtained. The curves were of 
the Nukiyama type which is typically represented by Figure 41. As the flux 
in the wire approached the burnout value, the character of the boiling changed 
from nucleate to film and a very large, rapid temperature excursion occurred 
in the wire. The value of the burnout flux and the corresponding AT were 
measured by riding the hysteresis loop in the opposite direction. 
The effect of the coolant on the characteristics of the electronics was studied 
mostly by observation. The inert ebullient coolant was introduced into an 
open tank in which a set of the components was mounted on a breadboard. 
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Figure 41 Boiling on an Electrically Heated Wire 
Thermocouples, placed on selected components and key areas, provided data 
on the temperature and temperature gradients during various modes of 
operation. No component was allowed to reach a dangerous temperature. 
Two conclusions were obtained from these tests: 
1. Unless the fluid is boiling, the heat transfer is poor. 
2. Three types of failures of Dale power resistors were observed 
for certain coolants. These were resistance element failure, 
failure of adhesive between resistance element and case, and 
case failure. 
5.1.3 FC - 75 Fluorochemical Coolant - Of the coolants tested only FC-43 and 
FC-75 met all the requirements desired for a good thermal design. Cost 
considerations, with no loss in quality, made it necessary to choose FC-75 
as the coolant to be employed in the final design. The properties of FC-75 
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include thermal stability, inertness to physical and chemical change, low 
surface tension, and low freezing point. Another advantage is that the 
specific heat of its vapor state is approximately the same value as that of 
its liquid state. 
5.2 THER.MAL DESIGN OF PACKAGING PR.ESSURE VESSELS 
5.2.1 Introduction - An analysis was performed to determine the dimensions 
of the pressure vessels needed to package the Thermionic Diode Power Sys- 
tem. The containers are partially filled with FC-75 in which the power 
dissipating units are submerged. The space above the liquid is intended to 
allow for expansion and condensation. The design is such that the system 
will operate under reasonable temperatures and pressures both outside a 
vacuum chamber (with forced convection supplied by a fan) and inside a vacuum 
chamber with liquid nitrogen coolant circulated within the walls. No inert gas 
is employed, and the restrictions imposed on the operating pressure and 
temperature are those of boiling conditions since experiments showed that 
the heat transfer is best when these conditions are attained. Re,quirements 
for an acceptable design include easy handling of the system and provisions 
for a possible -2OOC cooling of the liquid. 
5.2.2 Handling of the System - The system must be at a safe temperature 
when taken in or out of the vacuum chamber so that no special handling techni- 
ques become necessary. This can be achieved by pouring the coolant into the 
pressure vessel at room temperature and pressure (no boiling) and heating it 
at one atmosphere (pressure vessel open) until boiling is reached. The con- 
tainer is then sealed and the liquid allowed to cool to room temperature. With 
good sealing, the resultant pressure and temperature will always result in a 
boiling coolant. 
5.2.3 Amount of Coolant - The components are completely covered by the 
coolant at all conditions in order to insure maximum boiling heat transfer. 
The lowest level of the liquid will be reached when the temperature is lowest 
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and the contraction is greatest, or at some operating temperature when, in 
spite of the expansion of the liquid, the mass of the vapor may be a large 
fraction of the original liquid mass. The quantity of coolant that must be 
poured at room temperature can be calculated based on the minimum 
temperature condition provided that a constraint be imposed to assure that 
the liquid level does not go below the components level during the operation. 
The amount of coolant that should be poured into the vessel at 20°C is: 
w = (AbL - fAbLc) p200c (21) 
where w = the coolant weight, (pounds) 
Ab 
= the base area of the vessel (ft2) 
L = level of the liquid when poured at 20°C 
LC 
= height of the component above the inner bottom of the 
vessel (ft. ) 
f = fraction of base area occupied by the component 
p20°c= density of the liquid at 20°C (lb/ft3) 
L can be calculated from the relation: 
L = Lc (1.0833 - f) 407+ 1.0833 
I 
(22) 
where -7 is the average volumetric coefficient of expansion of the coolant 
between -2OOC and +20°C, per OC. The number 0.0833 is introduced as a 
conservative factor based on a minimum level of the coolant being 0. 25 inch 
above a 3.0 inch high component. If the temperature of the liquid or vapor is 
above 20°C, the requirement that the liquid level not fall below the component 
level during operation can be satisfied by the inequality: 
PVV” 
RT” 
< P” v. ji (t” + 20) (23) 
where P,, V,, T,, and P, are respectively the pressure (lb/ft2), volume (tuft), 
temperature (OR) and density (lbs/cu. ft) of the vapor, t, is the vapor tempera- 
ture in OC, R is the gas constant (ft/OR), and V, is the minimum allowable 
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volume of the liquid at -2OOC. V, is calculated from the equation: 
VO = (1.0833 - f) AbLc 
For values of V, which are in the range expected in the design, Equation (23) 
is always satisfied. 
5.2.4 Design of Pressure Vessels - The solution of the problem of heat re- 
jection from the condensing inert gas is a compromise between the operations 
inside and outside the vacuum chamber. When the system is operated outside 
the vacuum chamber, heat is transferred by convection to the surrounding air. 
Measurements showed that the condensation of FC-75 on an aluminum plate 
exposed to still air (free convection) is achieved by a convective heat trans- 
fer coefficient between 0.05 and 0. 10 watts/in2/OC. For ted convection im - 
proves this coefficient to about 0.50 watts/in2/‘C. A fan of moderate capacity 
is used when the system is operated in air. The size of the containers which 
house the components must be such that the heat dissipated by the components 
at the boiling temperature is equal to the heat convected on the surface of the 
vessel. The model used in the analysis is shown in Figure 42. 
In steady state operation, the rate of heat flow from the component surface 
(Qd) which is equal to the heat convected on the container surface (&a) can be 
shown to be: 
Qd =Qa = U cond A cond (TV - Ta) Watts (24) 
where u = 
1 
cond l/h, + 6/k+ l/h, (23 
is the overall heat transfer coefficient, and 
A = cond area normal to heat flow (ft2) 
T, = vapor temperature (OC) 
Ta = air temperature (OC) 
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Figure 42 Convective Heat Rejection at Condensing Surface 
hm = film coefficient of heat transfer (watts/ft2/OC) 
ha = air coefficient of heat transfer (watts/ft2/OC) 
6 = condenser thickness (ft) 
k = condenser thermal conductivity (watts /ft 2 Oc/ft) 
The value of Qd = Qa in Equation (24) is specified by the dissipation of the 
component at some Tc x T,. The air temperature, Ta, is specified by the 
ambient conditions. The product 
(26) 
may be changed at will by varying Acond or b/k or both. The choice of the 
factor K in Equation (26) must conform with the working conditions in the 
vacuum chamber. 
For steady state operation in the vacuum chamber two conditions must be 
satisfied: 
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1. The heat dissipated by the electronics, Q,, must be radiated 
by the walls of the container at the same rate (conservation 
of energy). 
2. The rate of liquid evaporation, W, must equal the rate of 
condensation (conservation of mass). 
The general configuration of the units comprising the Thermionic Diode 
Controlled Power System is shown in Figure 43. The steady state rate of 
heat radiated by the walls is: 
T WV 
1 
VAPOR T, 
LIQUID Tp z T, 
COMPONENT 
Tc 
Qd, WATTS 
-T 
1 LC 
-Lb l 
I Lv 
t 
Figure 43 Steady State Operation in Vacuum Chamber 
Qr = Qd = ue (Lb + % + Ly) -I- 2Lb (% + LJ TU4 1 
where Q, = heat radiated by the walls of the container (watts) 
b = width of the container (ft) 
Lb = length of the container (ft) 
4 
= height of the liquid level above the inner bottom (ft) 
L, = height of the vapor space above the liquid level (ft) 
(27) 
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Tt.d = wall temperature (OR) 
2 
4 
u = Stefan-Boltzman constant (0.05 x lo-* watts/ft “R 1 
L = emissivity of the outer surface of the container 
Equation (27) assumes that the wall temperature is uniform around the casing 
and that it is much higher than the sink temperature (vacuum chamber walls). 
c was taken as 0. 95 which is the emissivity of Parson’s Black Thermal coating. 
The evaporation rate WV, which occurs in the vapor space, must compensate 
for the heat radiated by the vapor walls, and this is found to be 
WV = Qd b(Lb + 2L,,) + 2Lh L, 
x 1 + Ll + Ly) + +-,(Iq+ L,> (28) 
where WV is the condensation rate, in pounds per hour, and X is the latent 
heat of evaporation of the liquid at the vapor pressure and temperature (watt- 
hour /lb). 
In order to insure the equality of the evaporation rate and condensation rate, 
Equation (27) and Equation (28) are connected by the heat transfer equation 
across the film of condensate on the vapor walls. For each wall in the vapor 
region the heat flux q is given by 
q = k,AT (2% 
hm is the condensing film coefficient, and AT is essentially T, - T,. hm is 
given in the literature (Reference 1) for vertical walls as: 
o*25 
hm = 0.943 (30) 
where k,, P, and & are the thermal conductivity, density, and viscosity res- 
pe ctively evaluated at T,. g is the acceleration due to gravity. Since T, 
was assumed constant throughout the whole surface, hm as given in Equation 
(30) was assumed to hold also for the horizontal top. The final equation 
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which relates the required dimensions to the heat dissipation and the operating 
temperature is found to be: 
T” - 
Qd 114 
ut[2b (Lb + Ll + L,) + 2Lb (Ll + LY)] 1 
(31) 
Qd 
and the maximum boiling temperature are specified for all units. The 
fluid properties are evaluated at T,. Lb and b are controlled by the size of 
the electronics and may be chosen for all units, and Il can be found in terms 
of the thermodynamic properties and L, from the equation: 
Ll = (L - fLc) p20°c + fLc - p” L 
PV P,,RT ’ 
(32) 
where f is the fraction of base area occupied by the component, and L is the 
liquid level at 20°C as given in Equation (22). 
Equation (31) was solved numerically for the vapor space L, necessary to 
maintain a temperature TV at a component dissipation Qd. The solution is in 
accordance with the conditions imposed by Equations (24) and (26). The 
results of the analysis are included in Table I. 
5.3 RADIATION AND CONDUCTION INTERCHANGE BETWEEN UNITS 
An evaluation was made to determine the effects of interradiation between the 
units and the temperature gradients along the mounting plate. Various modes 
of operation which cover the range of possible performances were considered. 
The analysis was based on a method introduced by Newhouse (Reference 2). 
The calculations showed that in a mode of maximum dissipation, radiation 
interchange and temperature gradient along the mounting plate cause a rise 
of 5. O°C in the Master Power Conditioner and the Slave Power Conditioner units. 
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The Slave Parasitic Load temperature drops by about 3.0°C. The maximum 
temperature gradient on the mounting plate in this case occurs in the vicinity 
of the slave power conditioner and is of the order of 2.0°C. The situation 
during minimum dissipation similarly shows small variations in the tempera- 
tures with k5. O°C as maximum changes. 
It was found that the cold operation predicts a temperature lower than the 
minimum allowable for the slave power conditioner. In order to maintain a 
temperature slightly higher than -20°C, an external power input of 33 watts, 
in addition to the unit’s dissipation of 77.8 watts, is required. This may be 
achieved in a vacuum chamber by active thermal control such as external 
heat inputs, or by passive control as in the use of superinsulators for reducing 
the heat transmitted by radiation. 
The overall system with the units arranged in one plane is shown in Figure 44. 
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TABLE I - ANALYSIS RESULTS 
Master Power Slave Power 
Conditioner Conditioner 
286 Hot Operation 100 
Zssipation, watts 
Cold Operation 50 
3uter Dimensions, in. x in. x in. 8. 5 x 8. 5 x 5, 27 11.0 x 11.0 x 10.75 
77. 8 
Highest Component, in. 
Component Volume 
P er centage 
3 5 
50% 36% 
Liquid level at 20°C, in. 3.334 6.419 
Liquid weight at 2O”C, lbs. 
3perating temperature Hot Operation 30.0 50.0 
C Cold Operation -18.0 -40.0 
Wall Temperature, ‘C Hot Operation 29. 78 
Cold Operation -18. 8 
49.70 
-40.10 
Slave Parasitic 
Load (one unit) 
597 
200 
16.75 x 11.25 x 8.5 
3.5 
22% 
3.938 
29.0 
100.0 
10.0 
I- 
99. 3 
9. 94 
4Tacross the wall, ‘C Hot Operation 0. 22 0. 30 0. 70 
Cold Operation 0. 80 0. 10 0.06 
Operating Pressure, 
mmHg 
Hot Operation 36 
Cold Operation 3 
100 760 
1 - - 
Cold Operation additional 
heat input, watts 33 
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Figure 44 Vacuum Chamber Mounting Plate 
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6.0 TEST RESULTS 
Figures 45 through 49 show the salient operating characteristics of the 
Thermionic Diode Controlled Power System. 
6.1 MASTER PARASITIC LOAD 
Figure 45 shows performance of the Master Parasitic Load with temperature 
and current variations. Total variation over the -2OOC to +85OC temperature 
range is less than fls. Regulation from 2 to 50 amperes of pass current is 
also better than 51%. 
6.2 SLAVE PARASITIC LOAD 
Figure 46 shows performance of the Slave Parasitic Load with current and 
temperature. The reference voltage in this test is 2.000 volts. Self-compen- 
sating properties of the sensing and control differential amplifier are adequate 
and no additional temperature compensation is employed. Regulation over the 
-2OOC to +85’C range is better than fls. Current variations from 40 to 400 
amperes produce voltage variations less than f0. 2%. 
6.3 MASTER POWER CONDITIONER 
Efficiency and regulation characteristics of the Master Power Conditioner are 
shown in Figure 47. Maximum efficiency is almost 84%, considerably exceeding 
the design goal of 70%. Voltage regulation over a 0. 1 to 0. 6 ampere output 
current range is f2. 8%. 
6.4 SLAVE POWER CONDITIONER 
Efficiency and regulation characteristics of the Slave Power Conditioner are 
shown in Figure 48. The maximum efficiency of almost 79% again exceeding 
the design goal of 70%. Voltage regulation of *6. 5% over a 2 to 16 ampere 
output current range does not compare to the Master Power Conditioner. 
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This is primarily because the Master operates with over 100yc safety margin, 
compared to 20% in the Slave. 
6.5 SYSTEM PERFORMANCE 
Linearity of the dual-feedback system is shown in Figure 49. Data points 
are for various settings of the switched resistive load from 100 to 800 watts. 
The high Slave output voltage needed to charge the battery bank raises the 
power of each switched resistive load step to a level considerably beyond 
that originally planned. For this reason, the switched resistive load can be 
used to test the system over its entire design range (1000 watts) since the 
800 watt setting is in reality 1064 watts. 
Figure 49 shows 32 watts of Master output power for 1000 watts of Slave 
output power. The scaling factor is adjustable by means of Rl on the analog 
instrumentation module. The nominal relationship is 35 watts of Master 
output power for 1000 watts of Slave output power. Linearity is unaffected 
by changes in scaling factor adjustment. 
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7.0 CONCLUSIONS AND RECOMMENDATIONS 
i 
Development of the Thermionic Diode Controlled Power System is an unqualified 
success. Feasibility of high power, high efficiency, high reliability, and loui 
input voltage power conditioning has been proven. No problems or failures of 
the power conditioners, parasitic loads, or feedback loops which link the 
system have been observed in hundreds of hours of testing. The system is 
intended to be a research tool for electric thrustor application studies. 
It should serve well in this capacity. Most of the svstem will operate in a 
vacuum, over a -2OOC to +85OC temperature range, for extended mission 
studies. 
Output voltage of the system was chosen to be 56 volts because of the power 
levels. During the course of development NASA policy seemed to standardize 
on 28 volts for all space missions, regardless of power level. It is recom- 
mended that the power conditioning, loads, and battery bank be modified for 
28 volt operation to conform with NASA policy. 
The system could also be modified to work with other power sources such as 
solar cells, fuel cells, thermoelectric generators, etc. to economically amplify 
their output power levels while maintaining their electrical characteristics. 
Using the technology gained to produce a flight qualified system is the next 
logical step in the development. Higher power capability is also a 
worthwhile pursuit. 
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APPENDIX A 
TRANSISTOR 
SPECIFICATIONS MHT-2211 
Specification No. TDS-SC-001 
FAIRCHILD HILLER CORPORATION 
SPACE SYSTEMS DIVISION 
October 12, 1964 
Approved by: 
TRANSISTOR SPECIFICATIONS - MHT-,221l 
1.0 SCOPE 
The purpose of this specification is to delineate the electrical and physical 
characteristics of MHT-2211 transistors to be selected and matched in sets 
of five (5) by the manufacturer. These sets of transistors will be chosen 
(according to this specification) from the standard line of commercially 
available transistors manufactured by Minneapolis Honeywell Regulator 
Company, Semiconductor Division, denoted MHT-2205 and MHT-2305. It 
is anticipated that no other manufacturer other than M. H. T. will be solicited, 
therefore, this is to.be considered as a sole source procurement specification. 
2.0 ELECTRICAL SPECIFICATIONS 
With the exception of certain parameters, the electrical specifications of 
this transistor (MHT-2211) are identical to those of the MHT-2205 or 
MHT-2305 and are listed below. 
2. 1 Design Limits -(Single Transistors) 
Junction Temperature Tj 
t Collector-to-base voltage VCB 
t Collector-to-emitter voltage VCE 
Active Region (emitter forward biased) 
Cut-off Region (emitter reverse biased) 
Emitter-to-base voltage VEB 
Collector current Ic 
Base Current IB 
- llO°C maximum 
- -15 VDC maximum 
5.0 VDC maximum 
15 VDC maximum 
5 VDC maximum 
50 amp D. C. maximum 
10 amp D. C. maximum 
7 Indicates Changed Rating. 
A-l 
2. 2 Perfcrmance Specifications (Single Transistors) 
Performance Specifications TMB = 25cC (unless otherwise specified) 
Static Characteristics Conditio:ls Alin. Tn. 
I I ’ 
MaL 
,- 
Current Gain, Common io 180 
Emitter 
Ic=-2,TA, ,?CE=-Il,7:!: 
I 
Ic=-5OA, VCE=-IV::: 0 120 
Unit 
V 
CE( sa I - 0.04 V 
V 
i:ollector-to-Emitter 
Saturation Voltage 
Ic=-25A, IB=-1.5A 
I =-.50A I z-+4 
C > B .‘A -0.06 -I- -0.45 -0.50 Base-to-Emitter Satura- tion Voltage Ic=-25A, IB=-1. 5A::: lc=-5OA, IB=-~~\* V BE( sa 
I 
CEX 
“CEO 
-0. 6 
-0.7 
V 
v 
Ma 
-t-- 
-1.0 t Collector-to-Emitter 
‘CE 
=-15v, v 
Current, Reverse Bias 
dE=+l. 0’ 
TMB q +7ooc 
Collector-to-Emitter 
Voltage 1 1 =-IA, IB:O::: c 
‘CBO Ma 
t Collector Junction 
Leakage Current VCB 
=-15v, I,=0 
Emitter Floating Potential VCB= -15V, RLB= IOK 
Emitter Junction Leakage 
Current 
VEB 
=-5v, Ic’O 
‘EBF 
-- 
[ 
EBO 
xi To limit collector dissipation use sw\‘c~cp or pulse mcasuremcnt technique. 
-0.5 V 
-5.0 Ma 
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Pulse Rise Time 
Pulse Storage Time 
Pulse Fall ‘rime 
High Frequency Small 
Signal Forward Current 
Transfer Ratio 
_-__- -- - _---__ 
Thermal Characteristics 
xqnditions Symbol Min. Typ. 
I==-25A, IB=-1.5A t 11 
VBE 
=+4.5V, RBE=22fi t: 30 
Test Circuit A 
tf 
17 
VCE=-2V, Ic=-5. OA hfe 2.0 4. 5 
f = 100 kc 
~. - __~~__ 
Max. Unit 
tcs 
AS 
A@ 
Thermal Resistance ** 0.7 0 
c/w 
** Includes dry interface between transistor and dissipation. 
TEST CIRCUIT A 
I f Q---J lNP”T~------~“5A 
PUCSEJ 
‘E I 
2. 3 Performance Specifications (Matched Sets) 
Each set of five matched transistors will, in addition to falling within the 
individual specification outlined in 2. 2 above, meet the following requirements. 
2. 3. 1 AV 
BE( sat) 
: For Ic=-50A. IB=-3. OA, any unit in a group of five 
units shall not vary by more than 0.02OV from any other unit in 
this group. 
A-3 
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2. 3. 2 AV CE(satl: For Ic =-SOA, IH= -3. OA, any unit in a group of five 
units shall not vary by more than 0.03OV from any other unit in 
this group. 
2.4 Pre-Shipment Aging 
All transistors selected to meet the specifications outlined in this document 
shall be stored prior to selection for 100 hours at T. 
J b--x) 
to eliminate infant 
mortality failure. 
3.0 MECHANICAL SPECIFICATIONS 
The transistors comprising a matched set of five will be housed in the same 
case configurations as presently available for MHT-2205 series. In 
addition, “stripped down” version consisting of the cold-welded can which 
is inserted in a heat-sink package may prove desirable. The sets shall be 
marked in a fashion to allow easy correlation with test data. 
3. 1 Configuration I (Double-ended Package) 
The above specified transistors shall be housed within the confines of a 
package as shown below. 
IA 
T 
.58 
+24UNF-2A LBASE LCOLLECTOR 
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3. 2 Configuration II (Cold-weld Can Package) 
In addition, the above specified transistors shall be made available within 
the confines of a package as shown below. 
3. 3 
~t--r 
.490 MAX 
-r 
I- + 
1.120DIA 
‘7 1 
(MAX)-- --. - 
I-- 
J- 
T 
.09DIA(3) 
I+ .53-cl 
Device Marking 
EMlTiER LCOLLECTOR 
Each transistor delivered will be marked with a unique serial number, which 
shall be traceable to test data accrued during its manufacture. In addition, 
each transistor delivered shall be marked in a fashion that will allow ready 
establishment of the set from which it came. 
(Example: Serial No. 5-23 corresponds to Set No. 5, Transistor No. 23) 
Marking shall be accomplished with standard imprinting methods employed 
in the semi- conductor industry. 
4.0 QUALITY CONTROL REQUIREMENTS 
The vendor shall supply certified acceptance test reports in triplicate which 
shall list, by transistor serial number, the variable readings obtained for 
characteristics listed under Section 2.0 of this specification. Also all 
applicable drawings and Control Specifications shall be furnished by vendor 
with the initial shipment and incorporation of any revisions. 
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Receiving Inspection shall check vendor test reports for completeness, 
compliance to limits of Section 2. 0 of this specification, and correlation 
with serial numbers of items received. A visual inspection shall be 
performed to assure freedom from handling and shipping damage, legibility 
and completeness of marking to paragraph 3. 3 of this specification, pin 
inte,grity and proper packaging per paragraph 3.0 of this specification. 
#Dimensions shall be checked to paragraph 3.1 or 3. 2 of this specification 
as applicable. 
Acceptable units shall be marked with a small white dot approximately l/16” 
in diameter, shall be re-packaged and forwarded to stores with Receiving 
Report showing inspection acceptance. No incoming functional test or 
burn-in is required. 
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APPENDIX B 
640 l -6A CONSTANT CURRENT CELL CHARGER SPECIFICATIONS 
SPECIFICATIONS: 
I. Electrical 
Charging Current 
Charging Voltage 
Set-Point Accuracy 
Accuracy 
- 0 to 6 amperes (adjustable to f 5ma) 
- any voltage up to +5.0 volts above the sum of 
uncharged cell voltages (see Note 1 below) 
- Linear within *l% of dial reading 
- f 1% of full load output (f60 ma) over 
temperature range. 
Input Voltage - 115 VAC f 1030, 60 cps, 30ma 
II. Temperature 
Operating Range - OOC. to +55Oc. 
III. Mechanical 
Size - 10” x 6-3/4” x 3” max. 
Weight - approximately 10 lbs. 
Mounting - Flange mount to panel with eight # 6 screws (see outline below) 
Connectors - 
One - MS-3102 A-lOSL-3P (3 pin) for connection to external 
charging voltage and cells. (Mating side supplied) 
One - #126-220 (Amphenol) (9 pin) for connection of remote 
set-point potentiometer. (Mating side supplied) 
IV. Price 
$873.00 F.O.B., Rockville, Maryland. 
Note 1: This unit may be used to charge any number of series cells which are 
connected to an external charging voltage source provided the difference 
between the sum of the cell voltages in the discharged state and the 
charging voltage does not exceed +5.0. (See Figure 1 below). 
+ 
CHARGING e 
VOLTAGE E CH 
SUPPLY 0- +SV MAX. 
ECH -c EB,4NK + 5v 
FIGURE 1 
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OUTLINE 
FIGURE 2 
v. Description 
Model 6401-6A Constant Current Cell Charger is designed to provide very 
accurate and stable charging current for use in replenishing the charge in high 
efficiency Nickel-Cadium and Silver-Zinc cells. It features simple adjustment 
of current level with a direct reading dial, precision lo-turn potentiometer which 
is provided with six (6) feet of shielded cable for remote control. Once the level 
of charging current is set and locked, it remains stable within f 1% over load and 
temperature variations. The unit has a self-contained precision regulated power 
supply which provides all control circuitry voltages when connected to ordinary 
AC line voltage. Provision is made for connection to the load and remote 
potentiometer by inclusion of two (2) connectors on the rear surface. This 
surface is hinged for easy maintenance of the circuitry within the unit, upon 
removal of four (4) screws. Design of the unit was such that it may be mounted 
onto the back of existing chassis’ where rack clearance permits. Operation of 
this unit is intended for commercial-industrial environments, typically room 
temperature ambients. Special designs for aerospace use are available by 
consulting the home plant. 
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VI. Theory of Operation (Refer to Block Diagram, Figure 3 below) 
Charging current through the series pass element (a high power transistor) 
is controlled by the comparator and control amplifier in such a fashion that the 
voltage dropped across R sample is equal ,to E ref. The “Set-Point” control is 
calibrated to provide a voltage proportional to its rotation which is a direct 
display of the magnitude of charge current desired. Because the comparator is 
of the differential type utilizing high loop gains, the accuracy with which the 
charging current may be controlled depends only on the accuracy of R sample, 
the stability of the reference, and the equivalent input off-set of the comparator. 
Similarly, temperature variations are dependent only on the change in resistance 
of R sample, the temperature coefficient of the reference and the equivalent input 
drift of the comparator. Appropriate selection of components has been made to 
minimize these errors. It is of interest to note that variations in gain in the 
series element either with temperature or age are automatically compensated for 
in this technique. Also, changes in charging voltage or cell voltage leave no 
effect on the value of charging current. It is to be noted that this unit does not -- 
provide any method of safety preventing overcharging of cells. Additional 
control circuitry is required for this mode of operation. 
BANKS OF CELL!S 
UNDER C”ARGE 
1 
+ 
CHARGING o- 
SERIES 
VOLTAGE 
PASS 
SUPPLY 07 
SUPPLY COMPARATOR AND 
CONTROL AMPL. 
PRECISION 115 
REFERENCE * 
SUPPLY 
VAC 
FIGURE 3 
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VII. Warranty 
(a) Fairchild Hiller Corporation warrants that the 6401-6A Constant 
Current Cell Charger furnished hereunder shall be free from defects in 
workmanship and. material; and shall survive any delivery to or inspection and 
acceptance or payment by the Purchaser for a period of ninety (90) days from 
the day of delivery. 
(b) If the article specified under (a) above does not meet the warranties 
as specified above the Purchaser may, at its election (1) require Fairchild 
Hiller Corporation to correct at no cost the Purchaser, any defect in material 
or workmanship; or, (2) return such defective article to Fairchild Hiller 
Corporation and recover from Fairchild Hiller an equitable adjustment in price 
of the article; however, such price shall not exceed the control price for the 
Constant Current Cell Charger furnished to the Purchaser under contract. 
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APPENDIX C 
The following pages describe the interconnecting wiring of the 
Thermionic Diode Controlled Power System. Jacks Jl, J2 and 53 
are battery bank test points and are described in report PHC/SSD-66-58. 
Jacks Jll and 514 are the only ones used on the Philbrick analog instru- 
mentation chassis. 
Wire size, color, and function are indicated where applicable. 
Destinations in parentheses indicate continuation of a series connected 
circuit. 
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J-4 g-Pin Amphenol on Battery Bank 
Pin 
A 
B 
C 
D #22, Red 
E 
F #22, Black 
H #22 
J 
K #22, Green 
Description 
N. C. 
N. C. 
N. C. 
CW end Pot R6 
N. C. 
CCW end Pot R6 
Shield 
N. C. 
Wiper 
(Shielded Cable) 
Destination 
J7K 
J7G 
J7L 
c-2 
J5A (PT07H-14-19P) 
Pin 
A 
B 
C 
D 
E 
F 
G 
H 
J 
L 
M 
N 
P 
R 
S 
T 
U 
V 
#20, Green 
#22, White 
#22, White 
#22, White 
#22, White 
#22, Black 
# 22, Yellow 
#20, Black 
#20, Red 
#20, Red 
# 22, Yellow 
#22, White 
# 22, Yellow 
Slave Parasitic Load A 
Description Destination 
Control Signal J7C 
Ground (not used in system) 
T. P. T.P. 1 
T. P. T. P. 2 
System Interlock JSB-F 
System Interlock J5C-E 
Temperature common T.P. 7 
N. C. 
N. C. 
N. C. 
N. C. 
Temperature Mon. 3A T. P. 6 
Switched resistive load 
common RlOl-1 
RlOA SlO Deck 2 
RllA SlO Deck 3 
Temperature Mon. 1A T. P. 4 
T. P. T. P. 3 
Temperature Mon. 2A T. P. 5 
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J5B (PT07H-14-19P) SLAVE PARASITIC LOAD “B” 
Pin 
A 
B 
C 
D 
E 
F 
G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
V 
#20, Green 
#22, White 
#22, White 
#22, White 
#22, White 
#22, Black 
#22, Yellow 
#20, Black 
#20, Red 
#20, Red 
#22, Red 
#22, White 
# 22, Yellow 
Description 
Control Signal 
Ground, not used 
T. P. 
T. P. 
System Interlock 
System Interlock 
Temp. Common 
N. C. 
N. C. 
N. C. 
N. C. 
N. C. 
Temp. Mon. 3B 
Switched Resistive 
Load Common 
RlOB 
RllB 
Temp. Mon. 1B 
T. P. 
Temp. Mon. 2B 
Destination 
J7D 
T.P. 8 
T. P. 9 
S8-N. 0. 
J5A-E 
T.P. 14 
T.P. 13 
RlOl-1 
SlO, Deck 2 
SlO, Deck 4 
T.P. 11 
T.P. 10 
T.P. 12 
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J5C (PTO7H-14-19P) SLAVE PARASITIC LOAD “C!” 
Pin Description Destination 
A 
B 
C 
D 
E 
F 
G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
V 
#20 Green 
#20 Black 
122 White 
#22 White 
#22 White 
#22 White 
#22 Black 
#22 Yellow 
#20 Black 
#20 Red 
#20 Red 
#22 Yellow 
#22 White 
#22 Yellow 
Control Signal 
Ground, not used 
T. P. 
T. P. 
System Interlock 
System Interlock 
Temp. Common 
N. C. 
N. C. 
N. C. 
N. C. 
N. C. 
Temp. Mon. 3C 
Switched Resistive 
Load Common 
RlOC 
RllC 
Temp. Mon. 1C 
T. P. 
Temp. Mon 2C 
J7-E 
T. P. 50 
T.P. 51 
J5A-,F 
J5D -E 
T.P. 56 
T. P. 55 
RlOl-1 
SlO, Deck 4 
SlO, Deck 3 
T.P. 53 
T. P. 52 
T. P. 54 
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J5D (PTO’IH-14-19P) SLAVE PARASITIC LOAD “D” 
Pin 
A 
B 
C 
D 
E 
F 
G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
V 
#20, Green 
#20, Black 
#22, White 
#22, White 
#22, White 
#22, White 
#22, Black 
# 22, Yellow 
#20, Black 
#20, Red 
#20, Red 
#22, Yellow 
#22, White 
#22, Yellow 
Description 
Control Signal 
Ground, not used 
T. P. 
T. P. 
System Interlock 
System Interlock 
Temp. Common 
N. C. 
N. C. 
N. C. 
N. C. 
N. C. 
Temp. Mon. 
Switched Resistive 
Load Common 
RlOD 
RllD 
Temp. Mon. 1D 
T. P. 
Temp. Mon. 2D 
Destination 
J7F 
T.P. 57 
T.P. 58 
J5C-F 
S9-Corn. 
T.P. 63 
T.P. 62 
RlOl-1 
SlO, Deck 4 
SlO,Deck 1 
T.P. 60 
T.P. 59 
T.P. 61 
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J6 (PT07H-14-5P) SLAVE POWER CONDITIONER 
Pin 
A # 18, Black 
Description 
Charge Regulator Input 
(battery bank return) 
Destination 
TBl-3 
B #18, Black +Current return RlOl-1 
C #IS, Black 6Ov return RlOl-2 
D #14, Black 14A Load SlO-L all decks 
E #18, Red 3A Load TBl-4 
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J7 (PT07H-18-32P) 
Pin 
A 
B 
C 
D 
E 
F 
G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
V 
W 
X 
Y 
Z 
#20 Red 
#20 Black 
#20 Green 
#20 Green 
#20 Green 
#20 Green 
#22 Black 
#22 White 
#22 White 
#22 Red 
#22 Green 
#22 White 
#22 White 
#22 White 
#22 White 
#22 White 
#22 White 
#22 White 
#22 Yellow 
#22 Yellow 
#22 Black 
#22 Yellow 
#22 White 
#22 White 
#22 Yellow 
#22 Yellow 
#22 Yellow 
#22 Yellow 
#22 White 
#22 Red 
SLAVE POWER CONDITIONER 
Description Destination 
+2V reference 
+2V reference return 
Control Signal to S. P. L. A 
Control Signal to S. P. L. B 
Control Signal to S. P. L. C 
Control Signal to S. P. L. D 
CCW end “Current Adj. Pot” 
System Interlock 
System Interlock 
CW end “Current Adj. Pot” 
“Current Adj. Pot” Wiper 
+28 from Aux. heater power 
supply 
+28 return, Aux. heater power 
supply 3 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
Temp. Mon. 
Temp. Common 
Temp. Mon. 5 
T. P. 
T. P. 
Temp. Mon 2 
T. P. 
Temp. Mon. 6 
Temp. Mon. 3 
T.P. 
T. P. 
M2-1 
M2-2 
J5A-A 
J5B-A 
J5D-A 
JSD-A 
J4-F 
J8-K 
S8 -Common 
J4-D 
J4-K 
used only in cold 
vacuum chamber 
T.P. 30 
T.P. 31 
T. P. 32 
T. P. 34 
T. P. 40 
T.P. 29 (M8-1) 
T.P. 33 
T.P. 46 
T. P. 43 
T. P. 49 
T. P. 47 
T. P. 35 
T. P. 38 
T. P. 44 
T. P. 36 
T. P. 48 
T. P. 45 
T. P. 39 
(T. P. 37) M4-1 
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J8 (PT07H-16-26P) 
Pin 
A 
B 
C 
D 
E 
F 
G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
V 
W 
X 
Y 
Z 
a 
b 
C 
#20 Red 
#20 Black 
#20 Red 
#20 Red 
#22 Green 
#22 Green 
#20 Black 
#22 White 
#22 White 
#22 Yellow 
#22 Yellow 
#22 Yellow 
#22 Yeliow 
#22 White 
#22 White 
#22 White 
#22 White 
#22 White 
#22 White 
#22 Black 
MASTER POWER CHAIN 
Description 
+2 volt reference 
+2 volt reference return 
+60 VDC 
MOC Return 
Drive from P66A 
Feedback to Analog Amps 
-60V D. C. 
N. C. 
System Interlock 
System Interlock 
N. C. 
N. C. 
N. C. 
N. C. 
N. C. 
Temp. Mon. 1 
Temp. Mon. 2 
Temp. Mon. 3 
Temp. Mon. 4 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
T. P. 
Temp. Common 
Destination 
M2-1 
M2-2 
M5-1 
M5-2 
514-3 
514-4 
M6-2 (J14-7)(T. P. 2) 
S5-N. 0. 
J7-H 
T. P-24 
T. P-25 
T. P-26 
T. P-27 
T. P-17 
T. P-18 
T. P-22 
T. P-16 
T. P-18 
T. P-15 
T. P-28 
c-9 
J-11 Amphenol 24 Pin Hermaphroditic - Philbrick Chassis 
Pin Description Destination 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
#22, Red 
#22, Green 
Green 
18 
19 
20 
21 
22 
23 
24 
#22, Black 
#22, Blue 
#22, Blue 
Black 
White 
N. C. 
Jumper (ground sense) 
Jumper (+ sense) 
Jumper (- sense) 
N. C. 
Jumper (ground sense) 
Jumper (+ sense) 
Jumper (-sense) 
N. C. 
N. C. 
+15 output 
-15 output 
N. C. 
N. C. 
N. C. 
N. C. 
Chassis Ground 
Power Ground 
6.3vAC 
6.3vAC 
110 AC input 
110 AC innut 
117AC - 
117 AC 3 
photochopper 
511-6 
511-7 
511-8 
511-2 
511-3 
Jll-4 
514-11 
514-12 
Power Ground 
(plug mold) 
514-18 
514-19 
514-20 
Plug Mold 
Plug Mold 
514-23 
514-24 
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J-14 Amphenol 24 Pin Hermaphroditic - Philbrick Chassis 
Pin 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
#20, Black 
(not used) 
#22, Green 
#22, Green 
#20, Black 
(not used) 
#22, Red 
#22, Green 
#22, Blue 
#22, Blue 
NASA-Langley, 1966 ~~-642 c-11 
Description Destination 
Slave Current 
Comp. input 
Booster output 
Master Feedback 
Slave Common 
Comp. common 
Master Common 
N. C. 
N. C. 
N. C. 
t-15 output 
-15 output 
N. C. 
N. C. 
N. C. 
N. C. 
N. C. 
Power Ground 
6.3 vAC 
6.3 vAC 
N. C. 
N. C. 
117 AC 
117 AC 3 
photochopper 
M8-2 (M7-1) (RlOl-3) 
J8-E 
J8-F 
M7-2 (RlOl-4) (T. P. 42) 
M6-2 (J8-G) (T. P. 23) 
511-11 
511-12 
Jl.l-18 
511-19 
511-20 
511-23 
Jll-24 
